This project is mirrored from https://*****@github.com/libretro/flycast.git.
Pull mirroring updated .
- 11 Apr, 2021 1 commit
-
- 06 Mar, 2021 1 commit
-
-
Libretro-Admin authored
-
- 05 Mar, 2021 1 commit
-
- 01 Mar, 2021 1 commit
-
-
Libretro-Admin authored
-
- 28 Feb, 2021 1 commit
-
-
Libretro-Admin authored
-
- 26 Feb, 2021 1 commit
-
-
Libretro-Admin authored
This reverts commit d58c8fef.
-
- 25 Feb, 2021 1 commit
-
-
Libretro-Admin authored
* Rebase rec-ARM: * Update to latest files * Rename rec-ARM to arm_emitter * Create separate rec-ARM with ngen_arm.S and rec_arm.cpp files * Update rec-ARM files
-
- 24 Apr, 2020 1 commit
-
-
Flyinghead authored
fix hang when exiting service menu in kofnw. Issue #867
-
- 26 Mar, 2020 1 commit
-
-
m4xw authored
-
- 08 Jan, 2020 1 commit
-
-
Flyinghead authored
Fixes Speed Devils issues
-
- 27 Sep, 2019 1 commit
-
-
Flyinghead authored
Set correct mainloop entry point when using RW!=RX Fix indentation
-
- 31 Aug, 2019 1 commit
-
-
Flyinghead authored
-
- 30 Aug, 2019 1 commit
-
-
Flyinghead authored
-
- 29 Aug, 2019 1 commit
-
-
Flyinghead authored
-
- 02 Jul, 2019 1 commit
-
-
Flyinghead authored
pass exception pc in x2 reg for both slow/fast paths infer the op type and size from the armv8 op encoding rewrite doesn't need access to the block anymore add support for some imm args ssa: swap setpeq args in ssa if first is imm
-
- 14 Jun, 2019 2 commits
-
-
Flyinghead authored
Fix xtrct canonical implementation
-
Flyinghead authored
-
- 31 May, 2019 3 commits
-
-
Flyinghead authored
native implementation of negc and xtrct for x64 and arm64 inline mmu_intruction_translation() and clean up
-
Flyinghead authored
Log error when writing to flash ram
-
Flyinghead authored
-
- 22 Jan, 2019 1 commit
-
-
Flyinghead authored
AICA arm7 dynarec implementation for arm64 Use tail calling and block linking in sh4 dynarec Revert to not using "explode spans" as it's slower Fix float precision issue on x64 when using AVX instructions Minor optimizations for x64 and arm64
-
- 17 Jan, 2019 1 commit
-
-
Flyinghead authored
generates direct vmem read & write accesses trap sigsegv and rewrite using slow path add w29 to allocatable registers save x30 in ngen_mainloop prologue (fix libretro crash) get rid of literals and use pc-rel branching use explode_spans to allocate regs for V2 and F64 params minor optimizations and cleanup
-
- 14 Jan, 2019 1 commit
-
-
Flyinghead authored
-