-
Flyinghead authored
generates direct vmem read & write accesses trap sigsegv and rewrite using slow path add w29 to allocatable registers save x30 in ngen_mainloop prologue (fix libretro crash) get rid of literals and use pc-rel branching use explode_spans to allocate regs for V2 and F64 params minor optimizations and cleanup
d1e2db46